Symbolic Boolean Manipulation with Ordered Binary-Decision Diagrams

RANDAL E. BRYANT

School of Computer Science, Carnegie-Mellon University, Pittsburgh, Pennsylvania 15213

acyclic graphs. They form a canonical representation, making teating of function Ordered Binary-Decision Diagrams (OBDDs) represent Boulean functions as dire operations on Boolean functions can be implemented as graph elgorithms on OBI data structures. Using OBDDs, a wide variety of problems can be solved throug variations by a sequence of OBUD operations. Researchers have thus solved a nun of problems in digital-system design, finite-state system analysis, artificial incellige and mathematical logic. This paper describes the OBDD data structure and survey symbolic analysis. First, the passible variations in system parameters and operat conditions are encoded with Amolean variables. Then the system is evulunted for number of applications that have been solved by OBDD-based symbolic analysis. properties such as satisfiability and equivalence atraightforward. A number of

B.6.3 [Logic Design]: Design Aids; F.1.1 [Computation by Ahatract Devices Categories and Subject Descriptorn: B.6.2 [Logic Design]: Reliability and Testin Models of Computation—Automata; J. 1. 1 (Algebraic Manipulation); Expressions Their Representation; J. 1. 2 (Algebraic Manipulation); Algorithms; J. 2. 1 (Artific Intelligence): Deduction and Theorem Proving

General Terms: Algorithms, Verification

Additional Key Words and Phrasea: Binary-decision diagrams, Bnotenn functions Boolean algebra, hranching programs, symbolic analysis, symbolic munipulation

INTRODUCTION

cal logic, and artificial intelligence can be Boolean functions, we can express a problem in a very general form. Solving formulated in terms of operations over small, finite domains. By introducing a binary encoding of the elements in these domains, these problems can be further Many tasks in digital-system design, ues. Using a symbolic representation of combinatorial optimization, mathematireduced to operations over Boolean valthis generalized problem via symbolic Boolean function manipulation then pro-

cient method for representii vides the solutions for a large nu bolically can lead to the soluti specific problem instances. Thus, manipulating Boolean function large class of complex problems.

Ördered Binary-Decision Di (OBDDs) [Bryant 1986] provide o defined by imposing restrictions is canonical.1 These restrictions: representation. This represents Binary-Decision Diagram (BDD) sentation introduced by Lec [19. Akers [1978], such that the resulti resulting canonicity were first rec

This work was supported by the Defense Advanced Research Project Agency, ARPA Order Num and by the National Science Foundation under grant MIP-8913667. Much of this paper was writ the author was on leave at Fuitsu Lahmatanies. Rewareti. Janua.

294

CONTENTS

INTRODUCTION

- 1. OBDD REPRESENTATION
- Binary Decision Diagrams
- 1.2 Ordering and Reducing 1.3 Effect of Variable Ordering 1.4 Complexity Characteristics
- 1.6 Refinements and Variations
 - OPERATIONS
- CONSTRUCTION AND MANIPULATION
 - 3.1 The APPLY Operation
 - 3.2 The RESTRICT Operation 3.3 Derived Operations
- 3.4 Performance Characteristics
- 3.5 Implementation Techniques
 4. REPRESENTING MATHEMATICAL SYSTEMS 4.1 Eucoding of Pinite Domains
- 5. DIGITAL-SYSTEM DESIGN APPLICATIONS 6.1 Varification Relations
 - 6.2 Design Errer Currection 5.3 Sensitivity Analysis
- 6.4 Probabilistic Analysis FINITE.STATE SYSTEM ANALYSIS OTHER APPLICATION AREAS

 - AREAS FOR IMPROVEMENT
 - SUMMARY

HEPERENCES

by Fortune et al. (1978). Functions are with internal vertices corresponding to the variables over which the function is defined and with terminal vertices Although the OBDD representation of a function may have size exponential in the number of variables, many represented as directed acyclic graphs, labeled by the function values 0 and 1. useful functions have more compact representations.

Operations on Boolean functions can be implemented as graph algorithms operating on OBDDs. Tasks in many domains can be expressed entirely in terms of operations on OBDDs, problem

Binary-Decision Programs, a form of straight-line Program. Such a program can be viewed as a linear Leu [1959] represented Boolean functions as ordering of the vertices in a directed acyclic graph, and hence the distinction between these two forms

tree) need such that a full enumeration of the probem space (e.g., a truth table, state trannever be constructed. Using OBUDs, researchers have solved problems that would not he possible by more traditional Lechniques such as case analysis or graph, or search combinatorial search.

design, verification, and testing. More To date, most applications of OBDDs have been in the areas of digital-system recently, interest has spread into other areas such as concurrent-system design, mathematical logic, and artificial intelligence.

rial and survey on symbolic Brolean manipulation with OBDDs. The next This paper provides a combined tutothree sections describe the OBDD representation and the algorithms used to construct and manipulate them. The following section describes several basic techniques for representing and operating on a number of mathematical structures, including functions, sets, and clude by describing further areas for relations, by symbolic Boolean manipulation. We illustrate these techniques by describing some of the applications for which OBDDs have been used and conresearch. Although most of the applica-Lion examples involve problems in digital-system design, we believe that similar methods can be applied to a variety of application domains. For background, we knowledge of Boolean functions, logic deassume that the reader has a basic sign, and finite automata.

1. OBDD REPRESENTATION

restricting the representation, Boolean Binary-decision diagrams have been recognized as abstract representations of Boolean functions for many years. Under the name "branching programs" they 1990]. The key idea of OBDDs is that by manipulation becomes much simpler computationally. Consequently, they prohave been studied extensively by complexity theorists (Wegener 1988; Meinel vide a suitable data structure for a symbolic Boolean manipulator.




Figure 1. Truth table and decision tree representations of a Boolean function. A dashed (solid) branch denotes the case where the decision variable is 0 (1).

1.1 Binary-Decision Diagrams

binary-decision diagram represents a Boolean function as a rooted, directed acyclic graph. As an example, Figure 1 illustrates a representation of the functoward two children: lo(u) (shown as a dashed line) corresponding to the case (shown as a solid line) corresponding to tion f(x1, x2, x3) defined by the truth table given on the left, for the special case where the graph is actually a tree. Each nonterminal vertex v is labeled by where the variable is assigned 0 and hi(v)the case where the variable is assigned Each terminal vertex is labeled 0 or 1. For a given assignment to the variables, the value yielded by the function is determined by tracing a path from the root to a terminal vertex, following the branches indicated by the values assigned to the variables. The function value is those in the truth table, read from top to vertices, read from left to right, match a variable var(v) and has arcs directed then given by the terminal vertex label. Due to the way the branches are ordered in this figure, the values of the terminal

1.2 Ordering and Reducing

For an Ordered BDD (OBDD), we impose spective variables must be ordered var(u) < var(v). In the decision tree of a total ordering < over the set of variables and require that for any vertex u, and either nonterminal child ν , their re-وأفضرون winds or it helps

Figure 1, for example, the variables are arbitrarily—the algorithms will operate tion. This issue is discussed in the next cal for the officient symbolic manipulabe selected In practice, selecting a satisfactory ordering is critiordered $x_1 < x_2 < x_3$. In principle, correctly for any ordering. variable ordering can section.

We define three transformation rules over these graphs that do not alter the function represented:

Remove Duplicate Terminals. Eliminate all but one terminal vertex with a given label and redirect all arcs into the eliminated vertices to the remaining one.

If nonterminal vertices u and v have var(u) = var(v), lo(u) = lo(v), and Remove Duplicate Nonterminals. hi(u) = hi(v), then eliminate one of the lwo vertices and redirect all incoming

terminal vertex v has lo(v) = hi(v), then climinate v and redirect all incoming arca Remove Redundant Tests. arcs to the other vertex.

to 10(v)

Starting with any BDD satisfying the ordering property, we can reduce its size tion rules. We use the term "OBDD" to refer to a maximally reduced graph that obeys some ordering. For example, Figure 2 illustrates the reduction of the decision by repeatedly applying the transformatree shown in Figure 1 to an OHIII. Applying the first transformation rule (A) reduces the eight terminal vertices to two.

ACM Computing Surveys, Vol. 24, No. 3 September 1992

١,




Figure 2. Reduction of decision tree to OBDD. Applying the three reduction rules to the tree of Figure 1 yields the cononical representation of the function as an OBIJD.

Applying the second transformation rule the third transformation rule (C) elimivariable x₃ and arcs to terminal vertices with labels 0 (to) and 1 (hi). Applying B) climinates two of the vertices having nates two vertices: one with variable x,

able x, then its OBDD representation Thus, once OBDD representations of functions have been generated, many functional properties become easily tation does not correspond to the single cannot contain any vertices labeled by x. equivalence can be casily tested. A function is satisfiable iff its OBDD representerminal vertex labeled 0. Any tautological function must have the terminal ver-Lex labeled 1 as its OBDD representation. If a function is independent of variexpose new possibilities for further ones. he OBDD representation of a function is canonical—for a given ordering, OBDDs for a function are isomorphic. This property has several important consequences. Functional cetable.

As Figures 1 and 2 illustrate, we can construct the OBDD representation of a function given its truth table by con-This approach is practical, however, only ables, since both the truth table and the decision tree have size exponential in structing and reducing a decision tree. for functions of a small number of vari-

the number of variables. Instead, OBDDs are generally constructed by "symbolically evaluating" a logic expression or logic gate network using the APPLY operation described in Section 3.

1.3 Effect of Variable Ordering

repostedly, since each transformation can

and one with variable x2. In general, the transformation rules must be applied

denotes the OR operation. For the case $< b_1 < a_2 < b_2 < a_3 < b_3$, while for the case on the right they are ordered $a_1 <$ able ordering. For example, Figure 3 shows two OBDD representations of the function denoted by the Boolean expression $a_1 \cdot b_1 + a_2 \cdot b_2 + a_3 \cdot b_3$, where · denotes the AND operation and + on the left, the variables are ordered on The form and size of the OBDD representing a function depends on the vari-

 $a_2 < a_3 < b_1 < b_2 < b_3$. We can generalize this function to one over variables a_1,\ldots,a_n and b_1,\ldots,b_n given by the expression:

$$a_1 \cdot b_1 + a_2 \cdot b_2 + \dots + a_n \cdot b_n$$

minal vertices. For large values of n, the growth of the second has a dramatic effect one for each variable. Generalizing the yields an OBDD with 2(2" - 1) nonterdifference between the linear growth of Generalizing the first variable ordering to $a_1 < b_1 < \cdots < a_n < b_n$ yields an OBDD with 2n nonterminal vertices $a_n < b_1 < \dots < b_n$, on the other hand, the first ordering versus the exponential second variable ordering to α, <

Ordered Binary-Decision Diagrams




Figure 3. OBDD representations of a single function for two different variable orderings.

on the storage requirements and the efficiency of the manipulation algorithms.

responding product yields 1 and one to a variables. In general, for each assigngeneralize this function and ordering to one over 2n variables, the first n levels in the OBDD form a complete binary Examining the structure of the two ng to their occurrences in the Boolean expression $a_1 \cdot b_1 + a_2 \cdot b_2 + a_3 \cdot b_3$. Thus, from every second level in the graph, only two branch destinations arc required: one to the terminal vertex labeled I for the case where the corproduct up to this point yields 0. On the other hand, the first three levels in the second case form a complete binary trec encoding all possible assignments to the ment to the a variables, the function value depends in a unique way on the As we graphs of Figure 3, we can sec that in the the next level for the case where every irst case the variables are paired accordassignment to the b variables.

example, several heuristic methods have Most applications using OBDDs chnose some ordering of the variables at the outset and construct all graphs according to this ordering. This ordering is chosen manually or by a heuristic analysis of the particular system to be represented. For

ordering—the ordering chosen has no As long as an ordering can be found that 1991]. Note that these heuristics do for variables representing the primary inputs (Fujita et al. 1988; Malik et al. not need to find the best possible effect on the correctness of the results. avoids expunential growth, operations on heen devised that, given a logic gate netwurk, gencrally derive a good urdering sequential-system analysis (Joong et al. 1988]. Others have been developed OBDDs remain reasonably efficient.

1.4 Complexity Characteristics

OBDDs provide a practical approach to symbolic Boolean manipulation only when the graph sizes remain well below tive to the variable ordering but remain ample empirical evidence indicating that the strongths and the worst case of being exponential in the number of variables. As the previous examples show, some functions are sensiquite compact as long as a good ordering is chosen. Furthermore, there has been ciently as OBDDs. One way to underlimitations of OBDDs is to derive lower and upper bounds for important classes functions encountered in be represented of Boolean functions. stand more fully applications can MHNY

Table 1. OBDD Complexity for Common Function Classes

Function Class	Comp	Complexity
	Best	Worst
Symmetric	linear	quadratic
Integer Addition (any bit)	linear	cxponential
Integer Multiplication (middle bits) exponential	caponential	caponential

Table 1 summarizes the asymptotic ranging between linear (e.g., parity) and quadratic (e.g., at least half the inputs unctions and their sensitivity to the where the function value depends only functions, these functions have graphs growth rate for several classes of Boolean variable ordering. Symmetric functions, are insensitive to the variable ordering. Except for the trivial case of constant on the number of arguments equal to 1, equal 1).

We can consider each output of an n-bit ables ao, ai, ..., a, ... representing one ear complexity for the ordering $a_0 < b_0 < a_1 < b_1 < \cdots < a_{n-1} < b_{n-1}$ and exponential complexity for the ordering operand, and $b_0, b_1, \ldots, b_{n-1}$, representing the other operand. The function for $a_0 < \cdots < a_{n-1} < b_0 < \cdots < b_{n-1}$ In fact, these functions have representations similar to those for the function adder as a Boolean function over variany hit has OBDD representations of linshown in Figure 3.

The Boolean functions representing integer multiplication, on the other hand, form a particularly difficult case for OBDDs. Regardless of the ordering, the Boolean function representing either of the middle two outputs of an n-bit multiplier have exponential OBDD representations (Bryant 1991

Boolean functions can be derived based on the structural properties of their logic bounds for other classes of network realizations. Borman (1989) and more recently McMillan [1992] have derived useful bounds for several classes

hlocks." Each block may have multiple carry chain computing the carry input c, , into the final stage. Blocks labeled "2/3" compute the MAJORITY function of "bounded-width" networks. Consider a network with a primary inputs and one primary output consisting of m "logic inputs and outputs. Primary inputs are n-hit adder. This network consists of a having I as output when at least two inputs are I. The output is computed as the EXCLUSIVE OR of the most signifirepresented by "source" blocks with no put the most significant sum bit of an input and one output. As an example, Figure 4 shows a network having as outcant bits of the inputs and c_{n-1}.

Define a linear arrangement of the

network as a numbering of the blocks from I to m such that the block producoutput of a block j such that j < i to an input of a block k such that $i \le k$. Define (with respect to an arrangement) as the Define the forward cross section at block i as the total number of wires from an the forward cross section w_ℓ of the circuit maximum forward cross section for all of the blocks. As the dashed line in Figure 4 cross section of 3. Similarly, define the reverse cross section at block i as the total number of wires from an output of a block j such that j > i to an input of a block k such that i ≥ k. In arrangements cally (the only case considered by Berman 1989), such as the one shown in Figure 4, the reverse cross section is 0. Define ing the primary output is numbered last. shows, our adder circuit has a forward where the blocks are ordered topologi-

Ordered Binary-Decision Diagrams




Figure 4. Linear urrungement of circuit computing mant aignificant bit of integer addition.




Figure 5. Linear arrangement of within-K ring circuit. As shown by the dashed line, the circuit has forward cross section 2 + $\lceil \log_1 K \rceil$ and reverse cross section $\lceil \log_1 K \rceil$.

(with respect to an arrangement) as the senting the circuit function with at most $n2^{\omega/2^{-r}}$ vertices. Furthermore, finding an arrangement with a low cross section leads to a good ordering of the function the reverse cross section w, of the circuit the blocks. Given these measures, it can variables-namely the reverse of the ordering of the corresponding source maximum reverse cross section for all of be shown that there is an OBDD repreblocks in the arrangement.

tions leads to useful bounds for a variety This bound based on network realizaof Boolean functions. For example, functions having realizations with constant forward cross section and zero reverse cross section, such as the adder circuit of ubles can be realized by a circuit having forward cross section 2 + logn and sists of a series of stages to compute the number. This realization implies the quadratic upper bound in OBDD size Figure 4, have linear OBDD representatotal number of inputs having value 1, encoding the total as a $\lceil \log_2 n \rceil$ -bit binary reverse cross section 0. This circuit contions. A symmetric function of stated in Table 1.

result for a circuit with nunzero reverse Figure 5 shows an application of this cross section. This circuit shows a general realization of the Within-K function, where K is some constant such that 0 < K < n. For inputs x_0, x_1, \dots, x_{n-1} this function yields 1 if there are two inputs x, and xi. equal to 1 such that i' equals i + j mod n for some value j such that 0 < j < K. As Figure 5 illustrates, this function can be computed by a series of blocks arranged in a ring, where each block B, has as outputs a 1-hit value s, and a h-bit integer value L_i , where kflog, K):

$$s_{i} = \begin{cases} 1, & x_{i} = 1 \text{ and } L_{i-1} \neq 0 \\ s_{i-1}, & \text{otherwise} \end{cases}$$

$$\begin{cases} K = 1, & x_{i} = 1 \\ K_{i-1} = 1, & x_{i} = 0 \text{ and } L_{i-1} > 0. \end{cases}$$
otherwise

which the most recent input value of 1 In this realization, each L, Rignal encodes the number of remaining positions with can he paired, while each x, signal indicates whether a pair of inputs having Ordered Binary-Decision Diagrams

measure, output L., of the final stage is routed back to the initial stage. Note that although this circuit has a cyclic OBDD is of linear size, although the constant factor grows rapidly with K. so far. To realize the modular proximity structure, its output is uniquely defined by the input values. As the dashed line indicates, this ring structure can be "flattened" into a linear arrangement having forward cross section k + 2 and reverse cross section k. This construction yields an upper bound of $(8K4^{\kappa})n$ on the value 1 within distance K has occurred OBDD size. For constant values of K, the

McMillan (1992) has generalized this the network is organized as a tree of logic ward (respectively, reverse) cross section tively, away from) the root. Such an arrangement yields an upper bound on the OBDD size of $n(2^6n^{6-1}]^{u/2^{u/2}}$. The upper bound for the linear arrangement technique to tree arrangements in which blocks with branching factor b and with the primary output produced by the black at the root. In such an arrangement, forrefers to wires directed toward (respecis given by this formula for b = 1. Oband w, the OBDD size is polynomial serve that for constant values of b, w,

insight into why many of the functions encountered in logic design applications They also suggest strategies for finding tions of Boolean functions could prove uscful in characterizing the potential of These upper-bound results give some have efficient OBDD representations. Results of this form for other representagood variable orderings by finding network realizations with low cross section. OBDDs for other application domains.

1.5 Refinements and Variations

In recent years many refinements to the basic 'OBDD structure have been functions required [Brace et al. 1990; Karplus 1989; Minato et al. 1990; Reeves and Irwin 1987], adding labels to the multirooted graph to represent all of the arcs to denote Buolean negation (Brace reported. These include using a single,

be solved. Applications that require gen-crating over 1 million OBDD vertices are 1990; Madre and Billon 1988], and generalizing the concept to other finite domains (Srinivasan et al. 1990). These refinements yield significant savings in the memory requirement-generally the most critical resource in determining the complexity of the problems that can now routinely performed on workstation et al. 1990; Karplus 1989; Minato et al computers.

2. OPERATIONS

describing operations on Boolean functions of Boolean algebra: + for OR; for product ([1]) notation in reference to Boolean sums (OR) and products (AND). Observe that these operations are defined over functions as well as over the Boolean values 0 and 1. For example, if $\it f$ and $\it g$ iff either f(a) or g(a) yields 1. The con-Let us introduce some notation for tions. We will use the standard opera-AND, @ for EXCLUSIVE-OR, and an overline for NOT. In addition, we will use the symbol © to indicate the complement of the EXCLUSIVE-OR operation (sometimes referred to as EXCLUSIVE-NOR). We will also use summation (E) and are functions over some set of variables, then f+g is itself a function h over these variables. For some assignment a of values to the variables, h(a) yields 1 stant functions, yielding either 1 or 0 for all variable assignments, are denoted 1 and 0, respectively.

The function resulting when some argument x to a function f is assigned a constant value k (either 0 or 1) is called this a "cofactor" of / (Brayton et al. 1984]) denoted flr. A. Given the two restrictions of a function with respect to a variable, the function can he recona restriction of f (other references call structed as

$$f = \bar{x} \cdot f|_{x=0} + x \cdot f|_{x=0}.$$

This identity is commonly referred to as the Shannon expansion of f with respect to x, although it was originally recognized by Boole (Brown 1990)

are unimportant), we can test whether f and g are equivalent for all "care" conditions by computing $(f \oplus g) + d$ and test whether the result is the function 1. We can also construct the OBDD represen-That is, we start by representing the OBUD consisting of a test of a single variable. Then, proceeding in order through the network, we use the APPLY operation to construct on OBDD representation of each gate output according function at each primary input as an to the gate operation and the OBDDs tations of the output functions of a ments x for which the function values combinational-logic gate network by "symbolically interpreting" the network. ation is central to a symbolic Boolean manipulator. With it we can complement a function f by computing f @ 1. Given functions f and g, and "don't care" conditions expressed by the function d (i.c., $d(\vec{x})$ yields 1 for those variable assignreturns the function $f\langle op \rangle g$. computed for its inputs.

The APPLY algorithm operates by stcp (Bryant 1986), the following algoto the functions $f(a, b, c, d) = (a + b) \cdot c$ + d and $g(a, h, c, d) = (a \cdot \bar{c}) + d$, having the OBDD representations shown in traversing the argument graphs depth first, while maintaining two hash tables: one to improve the efficiency of the computation and one to assist in producing a whereas earlier presentations treated the reduction to canonical form as a separate rithm produces a reduced form directly. To illustrate this operation, we will use the example of applying the + operation maximally reduced graph. Note that

operation relies on the fact that algebraic operations "commute" with the Shannon The implementation of the APPLY expansion for any variable x:

$$f\langle op \rangle_{\mathcal{R}} = \bar{\mathbf{x}} \cdot (f|_{\mathbf{r} \cdot \mathbf{n}} \circ \langle op \rangle_{\mathcal{R}|_{\mathbf{r} \cdot \mathbf{n}}})$$

$$+ \mathbf{x} \cdot (f|_{\mathbf{r} \cdot \mathbf{n}} \langle op \rangle_{\mathcal{B}|_{\mathbf{r} \cdot \mathbf{n}}}) \quad (1)$$

sented by an OBDD with rent vertex rr. the restriction with respect to a variable Observe that for a function / reprex such that $x \le var(r_f)$ can be computed

The cumposition operation, where a function g is substituted for variable x of of other useful operations can be defined in terms of the algebraic operations plus the rostriction operation. function f, is given by the identity

The variable quantification operation, where some variable x to function f is existentially or universally quantified, is given by the identities

$$\exists x f = f|_{x \leftarrow 0} + f|_{x \leftarrow 1}$$
$$\forall x f = f|_{x \leftarrow 0} \cdot f|_{x \leftarrow 0}.$$

operations smoothing (existential) and consensus (universal) to emphasize that researchers prefer to call these they are operations on Boolean functions, rather than on truth values [Lin et al.

CONSTRUCTION AND MANIPULATION

sure property—given that the arguments are OBDDs obeying some ordering, the result will be an OBDD obeying the same lation routines as an implementation of a Except for the selection of a variable ordering, all of the operations are implemented in a purely mechanical way. The the details of the representation or the Boolean functions can be implemented as ordering. Thus we can implement a complex manipulation with a sequence of simpler manipulutions, always operating OBDDs under a common ordering. Boulean function abstract data type. number of symbolic operations on gruph algorithms applied to the OBDDs. These algorithms obey an important clo-Users can view a library of BDD manipuuser needs not to be concerned with mplementation.

3.1 The APPLY Operation

functions f and g, plus binary Boolean operator (op), (e.g., AND or OR) APPLY functions by applying algebraic opera-tions to other functions. Given argument The APPLY operation generates Boolean

Figure 6. Example arguments to APPLY operation. Vertices are labeled for identification during the execution trace.

simply as:

$$\begin{cases} r_f, & x < var(r_f) \\ f|_{t=-b} \begin{cases} lo(r_f), & x = var(r_f) \text{ and } b = 0 \\ hi(r_f), & x = var(r_f) \text{ and } b = 1 \end{cases}$$

That is, the restriction is represented by the same graph or one of the two subgraphs of the root.


evaluation step is identified by a vertex pose functions f and g are represented by OBDDs with root vertices r_f and r_g , respectively. For the case where both r_f example, this occurs for the evaluations and var(r,). OBDDs for the functions fli-o(op)gli-o and fli...(op)gli...i with vertices A₁, B₁ causes recursive sive procedure for computing the OBDD ample, the recursive evaluation structure is illustrated in Figure 7. Note that each sion terminates by returning an appropriately labeled terminal vertex. In our able x be the splitting variable, defined Equation 1 forms the basis of a recurrepresentation of f(op)g. For our exfrom each of the argument graphs. Supr, are terminal vertices, the recur-A4. B3 and As, B4. Otherwise, let varirestrictions of f and g for value 0 evaluations with vertices A2, B2 and For our example, the initial evaluation as the minimum of variables var(r, (indicated in Figure 7 by the dashed lines and for value 1 (indicated by solid lines) and

Figure 7. Execution trace for APPLY operation with operation +. Each evaluation step hus us operands vertex from cach orgamont graph.

ations A₃, B₂ and A₃, B₄. Second, we avoid ever making multiple recursive entry has as key a pair of vertices from the two arguments and as datum a vertex in the generated graph. At the start implement the APPLY operation efficiently, we add two more refinements to the procedure described above. First, if we ever reach a condition where one of the arguments is a terminal vertex representing the "dominant" value for operation (op) (e.g., 1 for OR and 0 for AND), then we can stop the recursion and return an appropriately labeled terminal vertex. This occurs in our example for the evalucalls on the same pair of arguments by maintaining a hash table where each of an evaluation for arguments u and v, we check for an entry with key $\langle u, v \rangle$ in this table. If such an entry is found, we return the datum for this entry, thereby avoiding any further recursion. If no entry is found, then we follow the steps described above, creating a new entry in the table before returning the result. In our example, this refinement avoids mul-Observe that with this refinement, the evaluation structure is represented by a directed acyclic graph, rather than the more familiar tree structiple evaluations of the arguments A3, ture for recursive routines. and A₅, B₂.

Each evaluation step returns as result a vertex in the generated graph. The recursive evaluation structure naturally defines an unreduced graph, where each

Ordered Binary-Decision Diagrams



The recursive calling attructure naturally yields an unreduced graph (left). By applying reduction rules at the end of each meurrive call, the reduced graph Figure 6. Result generation for APPLY operation is generated directly (right).

 v_i . First we test whether $v_0 = v_i$, and if so we return this vertex as the procedure in Section 1.2. Suppose an evaluation step evaluation step yields a vertex labeled by the splitting variable and having as chil-For our example, this graph is illustrated on the left-hand side of Figure 8. To generate a reduced graph directly, each evaluation step attempts to avoid creating a ing to the transformation rules described sive evaluations return vertices uo and result. Second, we test whether the gen-Lex v having var(v) = x, $ln(v) = v_0$, and taining a second hash table containing an entry for each nonterminal vertex v dren the results of the recursive calls. new vertex by applying tests correspond. erated graph already contains some verhi(v) = v1. This test is assisted by maingenerated graph with key has splitting variable x, and the recur-(var(v), hi(v), lo(v)). If the desired verlex is found it is returned as the procedure result. Otherwise a vertex is added to the graph; its entry is added to the hash table, and the vertex is returned as vertices are ontered in the hash table having their labels as keys. A new terminal vertex is generated only if one with the graph on the right-hand side is genthe procedure result. Similarly, terminal the desired label is not already present. For our example, this process avoids creating the shaded vertices shown on the left-hand side of Figure 8. Instend the =

erated directly. Observe that this graph represents the function $a+b\cdot c+d$, which is indeed the result of applying the OR operation to the two argument functions.

m, and m, vertices, respectively. Then, there can be at most m,m, unique evaluation arguments, and each evaluation ation and also yields a bound on the size and g are represented by OBDDs having adds at most one vertex to the generated result. Given a good implementation of be performed, on average, in constant time. Thus, both the complexity of the algorithm and the size of the generated result must be $O(m_\ell m_\ell)$. evaluations of a given pair of vertices bounds the complexity of the APPLY operthe hash tables, each evaluation step can of the result. That is, suppose functions / The use of a table to avoid

3.2 The RESTRICT Operation

represented by any kind of BDD is straightforward. To restrict variable x to Computing a restriction to a function value k, we can simply redirect any arc into a vertex v having var(v) = x to point either to lo(v) for k = 0 or to hi(v) for k = 1. Figure 9 illustrates the restriction c to the value 1. With the original funcredirecting the arcs has the effect of bypassing any vertex labeled by 6, as tion given by the OBDD on the left, of variable b in the function $b \cdot c + a \cdot b$ illustrated in the center.

As this example shows, a direct implementation of this technique may yield an unreduced graph. Instead, the operation graph and returns as result a vertex in is implemented by traversing the origithe generated graph. To ensure that the nal graph depth first. Each recursive call has as argument a vertex in the original generated graph is reduced, the procedure maintains a hash table with an graph, applying the same reduction rules for each vertex in the generated ня those described for the APPLY operation. For our example, the result would be an OBDD representation of the funcion c as shown on the right-hand side of Figure 9. entry

١.

Restricting variable h of the argument (left) to value 1 Figure 9. Example of RESTRICT uperation. Restricting variable b of the ari involves bypussing vertices labeled by b (center) and reducing the graph (right).

Computing the restriction of a function table implementation, each recursive step requires constant time on average. Thus, both the complexity of the algorithm and the size of the generated result must be ℓ having an OBDD representation of m_ℓ vertices involves at most m, recursive calls, each generating at most one vertex in the result graph. Using a good hash 0(11)

3.3 Derived Operations

functions. For function f let m_f denote the size of its OBDD representation. care" conditions expressed by a function and g for the "care" conditions in time restrictions and three calls to APPLY. This 2). By implementing the entire computation with one traversal, this Bryant 1986]. Finally, we can compute RESTRICT algorithms therefore provide a tions, both the complexity and the size of position of functions f and g with two approach would have time complexity complexity can be reduced to $O(m_f m_g^2)$ expressed in terms of algebraic and restriction operations. The APPLY and way to implement these other operations. Furthermore, for each of these operathe generated graph are bounded by some polynomial function of the argument Given two functions fand g and "don't O(m,m,m,). We can compute the comhe quantification of a variable in a func-As was described in Section 2, a variety of operations on Boolean functions can be d, we can compute the equivalence of ion f in time $O(m_f^2)$.

3.4 Performance Characteristics

pinoo

representation, its complement may be of algorithms having complexity polynomial in the sizes of the OBDDs representing the arguments. As a result, OBDD-based approaches. First, as long as the graphs putation remains tractable. Second, although the graph sizes can grow with example, even if a function has a reasonably compact aum of products expressing the task as a scrice of opera-tions on Boolean functions such as those discussed above. As we have seen, all of these operations can be implemented by symbolic Boolean manipulation has two advantages over other common remain of reasonable size, the total comeach successive operation, any single operation has reasonable worst-case performance. In contrast, most other representations of Boolean functions lack this A problem is solved using OBDDs by exponential size [Brayton et al. 1984]. "graceful-degradation" property.

3.5 Implementation Techniques

Information is represented in an OBDD more by its overall structure rather than in the associated data values, and hence OBDD-based symbolic manipulation has course of a computation, thousands of very little computational effort is very different characteristics from many other computational tasks. During the graphs, each containing thousands of From the standpoint of implementation, vertices, are constructed and discarded.

even think about it. For example, few of a computer as a set of 32 Boolean mathematics where objects can be represented, operated on, and analyzed using tancously. For example, recent programs is so well ingrained that we seldom peuple would define the ADD operation Table 2 lists examples of several areas of as the underlying domains are finite. By providing a unified framework for a bolic Boolean manipulation can solve not just problems in the individual areas, but to analyze the sequential behavior of dig-The desired properties of the system are system hehavior is given by the next-state computes sets of states having some particular properties. The transition structure of the finite-state system is symbolic Boolean manipulation, as long also ones involving multiple areas simulexpressed as formulas in a logic. The functions of the circuit. The analyzer cution, the analyzer can readily shift between these representations, using only OBDDs as the underlying data property of OBDDs makes it easy to functions over a set of 64 arguments number of mathematical aystems, symital circuits (see Section 6) involve operating in all of the areas listed in Table 2. represented as a relation. During exedetect conditions such as convergence, or whether any solutions exist to a problem. structures. Furthermore, the canonical expended on any given vertex. Thus, the computation has a highly dynamic character, with no predictable patterns of cal memories, where careful attention has To extract maximum performance, it would be desirable to exploit the poten-In symbolic-analysis tasks, parallelism exist at the macro level where many operations are performed simultaneously and at the micro level where synchronization among the computing elements and considerably less local computation. Thus, this task provides a gramming models, and languages. Nonetheless some of the early attempts have proved promising. Researchers have multiprocessors (Kimura and Clarke 1990]. Both of these implementations memory access. To date, the most sucimplementations have been on lial of pipelined and parallel computers. many vertices within a given OBDD are operated on simultancously. Compared to other tasks that have been successfully mapped onto vector and parallel computers, OBDD manipulation requires challenging problem for the design of parallel-computer architectures, prosuccessfully exploited vector processing workstation computers with large physibeen given to programming the memory considerably more communication and Ochi et al. 1991] and have shown good results executing on shared-memory management routines [Brace et al. 1990]

bolic Boolean manipulation is to express a problem in a form where all of the The key to exploiting the power of symobjects are represented as Boolean functions. In the remainder of this section we describe some standard techniques that have been developed along this line. With experience and practice a surprisingly copts underlying these techniques have niques rely specifically on the OBDD representation—they could be implemented wide range of problems can he expressed in this manner. The mathematical conlong been understood. None of the techtions. OBDDs have simply extended the range of problems that can be solved using any of a number of representapractically. In duing 80, however, the motivation to express problems in terms

4. REPRESENTING MATHEMATICAL SYSTEMS

exploit micro parallelism by implement. ing the APPLY operation by a breadth. first traversal of the argument graphs, in

contrast to the depth-first traversal of

conventional implementations.

symbolic Boolean manipulation comes more from the ability of binary values implement a wide range of different tal design, call for the direct representalions. In general, however, the power of and Boolean operations to represent and tion and manipulation of Boolean funcmathematical domains. This basic princi-Some applications, most notably in digi-

308

Table 2. Example Systems that can be Represented with Boolean Functions

Class	Typical Operations	Typical Tests
วเมือา	A, V, J, W, B	sausfiability, implication
Finite domains	domain dependent	equivalence
Functions	application, composition	equivalence
Seu	۱ ر ي	subset
Relations	composition, closure	symmetry, transitivity

of symbolic Boolcan operations has increased.

4.1 Encoding of Finite Domains

is represented as a vector of n Boolean functions f, where each $f_i \colon \{0,1\}^n \to \{0,1\}$ $n = \lceil \log_2 N \rceil$. This encoding is denoted by a function $\alpha: A \to \{0, 1\}^n$ mapping each element of A to a distinct n-bit binary vector. Let $\sigma_i(a)$ denote the ith bit in this encoding. A function mapping elements in A to elements in A, \vec{f} : $\vec{A} \rightarrow A$ Consider a finite set of clements A where |A| = N. We can encode an element of A as a vector of n binary values, where is defined as:

$$f_i(\sigma(a)) = \sigma_i(f(a)).$$

many applications, the domains have a "natural" encoding, e.g., the binary encoding of finite integers, while in others it is constructed artificially.

transistor circuit symbolically. Such a simulator can be used to automatically represents node voltages with a three-As an example, the COSMOS symbolic simulator [Cho and Bryant 1989] uses OBDDs to compute the behavior of a valued signal set, where values 0 and 1 represent low and high voltages, and the third value X indicates an unknown or potentially nondigital voltage. During generate tests for faults in a circuit and to formally verify that the circuit has some desired behavior. The circuit model

COSMOS represents the state of a node by a pair of OBDDs. That is, it encodes symbolic simulation, the node states must be computed as three-valued functions duced by the user to represent values of each of the N-3 elements of the signal set as a vector of n=2 binary values according to the encoding $\sigma(0) = \{0, 1\}$, over a set of Boolean variables introthe primary inputs or initial state. $\sigma(1) = [1, 0], \text{ and } \sigma(X) = [1, 1].$

ing to this Boolean encoding, allowing example, Table 3 shows the three-valued $[a_1, a_0]$ denote the encoding of a three-Boolean functions to accurately describe extensions of the logic operations AND, OR, and NOT. Observe that the operations yield X in every case where an cause an uncertainty in the function value. Letting The next-state functions computed by the simulator are defined entirely accordthe three-valued circuit behavior. For valued signal a, the three-valued operation can be expressed entirely in terms unknown argument would of Boolean operations:

$$\{a_1, a_0\}, \{b_1, b_0\} = \{a_1, b_1, a_0 + b_0\}$$

$$\{a_1, a_0\}, \{b_1, b_0\} = \{a_1 + b_1, a_0, b_0\}$$

$$\{a_1, a_0\}, \{a_1, a_0\}, \{a_0, a_1\}$$

logic simulator. It begins with each internal node initialized to state [1, 1] indicat-During operation, the simulator operates much like a conventional event-driven ing the node value is unknown under all

Ordered Binary-Decision Diagrams Table 3. Ternary Extensions of AND, OR, and NOT. The third value X indicates an unknown or

	1 70	-	0	×
3	•	0	-	×
oltage.	· ×	×	-	×
-	-	-	-	-
igi	0	0	-	×
polentially nondigital voltage.	+	× - 0	-	×
90	×	-	×	×
	-	0	-	×
	0	0	0	0
- 1	F	0 0 0 0	-	×
•				

conditions. During simulation, node states are updated by evaluating the Boolean representation of the next-state the old state is compared with the new list becomes empty, indicating that the network is in a stable state. This method of processing events relies heavily on having an efficient test for equivalence. function with the APPLY operation. Each time the state of a node is recomputed state, and if it is not equivalent, an event is created for each fan-out of the node. This process continues until the event

4.2 Sets

Given an encoding of a set A, we can represent and manipulate its subsets "characteristic functions" [Cerny and Marin 1977]. A set S S A is denoted by the Boolean function χ_S : (0, 1)" - (0, 1), where

$$\chi_{\mathcal{S}}(\vec{x}) = \sum_{\alpha \in \mathcal{S}} \prod_{1 \le i \le n} x_i \stackrel{\bigoplus}{=} \alpha_i(\alpha),$$

where Tepresents the complement of the EXCLUSIVE-OR operation. Operations on sets can then be implemented by Boolean operations on their characteristic functions, e.g.,

$$x_0 = 0$$

$$X_{S \cup T} = X_S + X_T$$

$$X_{S \cap T} = X_S \cdot X_T$$

$$X_S \cap T = X_S \cdot X_T$$

Set S is a subset of T iff AS . XT = 0. In many applications of OBDDs, sets are constructed and manipulated in this manner without ever explicitly enumerating their elements. Alternatively, a (nonempty) set can be represented as the

set of possible outputs of a function vector [Coudert et al. 1990]. That is, we consider f to denote the set

$$\langle a | \sigma(a) = f(b), \text{ for some } \vec{b} \in (0, 1)^n \rangle$$
.

This representation can be convenient in By modifying these functions we can also applications where the system being annlyzed is represented as a function vector. represent subsets of the system states.

4.3 Relations

of ordered k-tuples. Thus, we can also represent and manipulate relations using characteristic functions. For example, consider a binary relation RGAXA. This relation is denoted by the Boolean A k-ary relation can be defined as a set function XR defined as:

$$\chi_{n}(\vec{x}, \vec{y})$$

$$= \sum_{\alpha \in A} \sum_{b \in A} \left\{ \prod_{1 \le i \le n} x_{i} \oplus \sigma_{i} \right.$$

$$\left. \left\{ \prod_{1 \le i \le n} y_{i} \oplus \sigma_{i}(b) \right\} \right.$$

With this representation, we can perform and difference on relations by applying operations such as intersection, union, Boolean operations to their characteristic functions.

Using a combination of functional composition and variable quantification we can also compose relations. That is:

$$\chi_{R-S} = \exists \vec{z} \Big[\chi_{R}(\vec{x}, \vec{z}) \cdot \chi_{S}(\vec{z}, \vec{y}) \Big]$$

٤,

R . S denotes the composition of relations R and S. Quantification over a variable vector involves quantifying over each of the vector elements in any order. where

Taking this further, we can compute 1990al. The function xR. is computed as the transitive closure of a relation using fixed-point techniques (Burch et al. the limit of a sequence of functions XR each defining a relation:

$$R_0 = I$$

$$R_{t+1} = I \cup R \cdot R,$$

 χ_{R} , again making use of efficient equivalence testing. If we think of R as reprethose pairs reachable by a path with at iterations to $n = \lceil \log_2 N \rceil$. Each iteration computes a relation $R_{(i)}$ denoting those pairs reachable by a path with at most 2^i i edges. Thus, the computation lions, where N = |A|. A technique known reaches an iteration i such that XR = senting a graph, with a vertex for each element in A and an edge for each element in R, then the relation R, denotes must converge in at most N - 1 itera-"iterative squaring" (Burch et al. 1990a] reduces the maximum number of computation converges when it where I denotes the identity relation. most

$$R_{(i)} = I \cup R$$
$$R_{(i)} = R_{(i)} \cdot R_{(i)}$$

applications of OBDDs involve manipulating relations over very large iterations (e.g., 10°) down to n (e.g., 30) sets, and hence the reduction from N can be dramatic.

5. DIGITAL-SYSTEM DESIGN **APPLICATIONS**

section we describe a few of the areas in digital-system design, verification, and testing has gained widespread acceptance. In this and methods of application. The use of OBDDs

5.1 Verification

applied directly to the the equivalence of two OBDDs can be Lesting task of

lem arises when comparing a circuit to a network derived from the system specification (Bryant 1986) or when verifying that a logic optimizer has not altered the circuit functionality. Using the APPLY operation, functional representations for both networks are derived and tested for equivalence. By this method, two sequential systems can also be compared, as long as they use the same state encoding [Madre and Billon 1988]. That is, the two systems must have identical output and This prob next-state functions.

5.2 Design Error Correction

determining if any variant of the given functionality (Madre et al. 1989). This researchers have developed techniques to This involves considering some relatively analysis demonstrates the power of the quantification operations for computing projections, in this case projecting out Not content to simply detect the exisof errors in a logic design, automatically correct a defective design. such as a single incorrect logic gate, and network could meet the required the primary input values by universal small class of potential design errors quantification. lence

symbolically by encoding the possible gate functions with Boolean variables, as by the multiplexor data inputs a [Mead and Conway 1980). Consider a singleoutput circuit N, where one of the gates desired functionality is $S(\vec{x})$. Our task is to determine whether (and if so, how) the ming" the gate appropriately. This involves computing the function C(a), illustrated in Figure 10. As this example shows, an arbitrary k-input gate can be emulated by a 24 input multiplexor, where the gate operation is determined is replaced by such a block, giving a resulting network functionality of of primary inputs. Suppose that the two functions can be made identical for all primary input values by "prugram-Such an analysis can be performed N(x, a), where if represents the set

Ordered Binary Decision Diagrams




Figure 10. Universal function block. By assigning different values to the variables \vec{a}_i an arbitrarization to peration can be realized.

defined as

$$C(a) = \forall \vec{x} [N(\vec{x}, \vec{a}) \oplus S(\vec{x})]$$


Any assignment to a for which C yields 1 is then a satisfactory solution.

inverters or the use of an incorrect gate Although major design errors cannot be corrected in this manner, it eliminates the tedious task of debugging circuits with common errors such as misplaced type. This task is also useful in logic synthesis, where designers want to alker circuit to meet a revised specification

5.3 Sensitivity Analysis

Fujita et al. 1991].

second class of applications involves characterizing the effects of altering the signal values on different lines within a combinational circuit. That is, for each signal value s, we want to compute the Boolean difference for every primary out-This analysis can be performed symbolically by introducing "signal line modisinto the network, as illustrated in by computing $s' = s \oplus P_i$. We can determine the conditions under which some output of the circuit is sensitive to the value on a signal line by comparing the outputs of the original and altered circuits, as illustrated in Figure 12. As this figure illustrates, we can even compute the effect of every single-line modifica-Figure 11. That is, for each line that would normally carry a signal value s. under the control of a Boolean value $P_{m{s}}$ put with respect to # [Sellers et al. 1968 we selectively alter the value to he



modifications. Each assignment to the variables it causes the value on just one line to be modified. Figure 12. Computing sensitivities to single-line

nal P, is then defined to be the function numbor every aignal line from 0 to m-1and introduce a set of $\lceil \log m \rceil$ "permutaables are the binary representation of the number assigned signal s. In logic network and the network permuted by F produce the same output values for input tion in a circuit in one symbolic evalua That is tion variables" r. Each permutation sigcoder having \vec{r} as input. The resulting function $T(\vec{x}, \vec{r})$ yields 1 if the original that yields I when the permutation varidesign terms, this is equivalent to generating the permutation signals with a detion (Cho and Bryant 1989).

One application of this sensitivity The sensitivity function describes the set of all tests for cach single fault. Suppose a signal line numbered in binary as b has function s(x) in the normal circuit. Then an input pattern a will detect a analysis is to automatic test generation.

stuck-at-1 fuult on the line iff 7(a, b). s(a) - 1. Similarly, a will detect a stuck-

represented at the switch level (Cho and at-0 fault ist $T(\vec{a}, \vec{b}) \cdot s(\vec{a}) = 1$. This method can also be generalized to to circuits sequential circuits and Bryant 1989).

valid even as the circuit structure is signal line numbered in binary as b, the function $T(\vec{x}, \vec{b})$ represents the "don't independent of the signal value on this mations such as eliminating a signal line mizer modifies the circuit. An alternative compatible," set of "don't care" functions, where the "don't care" sets remain A second application is in the area of those cases where the circuit outputs are ine. Using this information as guidance, the circuit optimizer can apply transforor moving a line to a different gate outhowever, is that the sensitivity function must be recomputed every time the optiapproach yields a more restricted, but combinational-logic optimization. For a care set" for each line of the circuit, i.e., One drawback of this approach, altered (Sato et al. 1990) put.

5.4 Probabilistic Analysis

effects of varying circuit delays in a digital circuit (Deguchi et al. 1991). This metric variations and hence could not be method for statistically analyzing the application of OBDDs is particularly intriguing, since conventional wisdom would hold that such an analysis requires evaluation of real-valued para-Recently, researchers have devised encoded with Boolean variables.

Consider a logic gate network in which each gate has a delay given by some probability distribution. This circuit may 14 shows an analysis when signal A changes to 1 at time 0. Signals C and D that these behaviors do not occur. As an example, Figure 13 shows a simple ciroccurring on node Out as the input signal A makes a transition from 0 to 1. Figure exhibit a range of behaviors, some of which are classified as undesirable. The yield" is then defined as the probability cuit where two of the logic gates have a variable distribution of delays, and we wish to evaluate the probability of a glitch




Figure 13. Circuit with uncertain delays. Gates labeled by min/max delays. Invertors have distribution of delays.

behavior of each gate output according to For example, if we treat signals C and D on Doccurs at time St. This would lead to the transition probability distribution times of signals C and D are highly transition time probability distribution labeled as "Out (Actual)," having a net the circuit yield. In other cases a simplitributed. Then we can easily compute the the gate function and input waveforms. the probability of a rising transition on node Out at time I as the product of the t and the probability that no transition labeled as "Out (Independent)." The net In reality, of course, the transition a more careful analysis would yield the probability of occurrence of 12.5%. Thus, the simplified analysis underestimates fied analysis will overestimate the yield tion times have probability distributions signals as if they were independently disas independent, then we could compute probability that C makes a transition at a glitch) would then be computed as 30%. correlated-both are affected by the dewill make transitions, where the transishown. One simple analysis would be to treat the waveform probabilities for all probability of a transition occurring (i.e., lay through the initial buffer gate. Hence [Deguchi et al. 1991].

To solve this problem through symbolic chosen time unit), and hence transitions ond, the delay probabilities for a gate must be multiples of a value 1/k, where k is a power of 2. For example both variable gates in Figure 13 have delays Boolean analysis we must make two restrictions. First, all circuit delays must be integer valued (for an appropriately occur only at discrete time points. Sec-

Dut (Independent) Out (Actual) 1 Fransition Probability 8.0 9 0.20 0.0

Figure 14. Effect of uncertain delays. Signal Aswitches from 0 to 1 st time 0. Ignoring signal correlations causes overestimate of transition probability.




Figure 15. Modeling uncertain delays. Buolean variables control delny selection. Signals are replicated according to delay distribution. $B(t) = \overline{e_1} \cdot \overline{e_0} \cdot A(t-1)$ he computed as: ranging from 1 to 4. One has uniformly log & Boolean variables, as shuwn in distributed delays [1/4,1/4,1/4], while the other has delays that more nearly approximate a normal distribution (1/8, 3/8, 3/8, 1/8). The delay value for a gate can be encoded then by a set of clement with a k-input multiplexur, where a delay value having probability c/k is fed to c of the inputs. The circuit Figure 15. That is, we model the circuit is then evaluated using a symbolic extension of a conventional logic gate simula-

that variables $[e_1,e_n]$ encode the dolay between A and B, while variables $[d_2,d_1,d_n]$ encode the delay between B and C, as shown in Table 4. For times For the example of Figure 15 suppose t < 0, the nade functions are given as: A(t) = B(t) = D(t) = Out(t) = 0 and C(1) = 1. For times t≥ 0, nude A has function A(t) = 1, while the others would

$$\begin{aligned} & (t) = \overline{e_1} \cdot \overline{e_0} \cdot A(t-1) \\ & + \overline{e_1} \cdot \overline{e_0} \cdot A(t-2) \\ & + \overline{e_1} \cdot \overline{e_0} \cdot A(t-3) \\ & + \overline{e_1} \cdot \overline{e_0} \cdot A(t-3) \end{aligned}$$

tion algorithm. The signal value on a node N at each time t is then a Buolean

function N(1) of the delay variables.

رح

ACM Computing Surveys, Vol. 24, No. 3 September 1902

Table 4. Delay Conditions for Example Circuit B → C 1

1	Condition	12 18	8	15	8.1
<	Delay	-	۲۰.		•

$$C(t) = \overline{d_2} \cdot \overline{d_1} \cdot \overline{d_0} \cdot \overline{B(t-1)} + \overline{d_2} \cdot (d_1 + d_0) \cdot \overline{B(t-2)} + d_2 \cdot (\overline{d_1} + \overline{d_0}) \cdot \overline{B(t-3)} + d_2 \cdot \overline{d_1} \cdot \overline{d_0} \cdot \overline{B(t-4)} + d_2 \cdot \overline{d_1} \cdot \overline{d_0} \cdot \overline{B(t-4)}$$

$$D(t) = B(t-3)$$

From these equations, the output signal would be computed as Out(t) = 0 for t ≤ 3 and t≥8, and for other times as:

 $Out(t) = C(t) \cdot D(t)$

$$Out(4) = d_2 \cdot d_1 \cdot d_0 \cdot \overline{c_1} \cdot \overline{c_0}$$

$$Out(5) = d_2 \cdot d_1 \cdot d_0 \cdot \overline{c_1} \cdot \overline{c_0}$$

$$Out(6) = d_2 \cdot d_1 \cdot d_0 \cdot \overline{c_1} \cdot \overline{c_0}$$

$$Out(7) = d_2 \cdot d_1 \cdot d_0 \cdot \overline{c_1} \cdot \overline{c_0}$$

ity of a glitch occurring on node Out as $G = \Sigma Out(t)$. In this case we would comexample, we could compute the probabilpute $G = d_2 \cdot d_1 \cdot d_0$, i.e., a glitch occurs iff the delay between B and C equals 4. We can compute a Buolean function indicating the delay conditions under which undesirable behavior arises. For

assignments for which the function yields 1. With the aid of the Shannon expanbility by computing the density of the satisfy the recursive Given a Boolean function representing the conditions under which some event function, i.e., the fraction of variable sion, the density $\rho(f)$ of a function f can occurs, we can compute the event probashown to

Figure 16. Computation of function density. Each vertex is labeled by the fraction of variable assignments yielding 1.

formulation:

$$\rho(1) = 1$$

$$\rho(0) = 0$$

$$\rho(f) = \frac{1}{2} \left[p(f|_{f=0}) + \rho(f|_{f=1}) \right]$$

Thus, given an OBDD representation of time by traversing the graph depth first, labeling each vertex by the density of the function denoted by its subgraph. This computation is shown in Figure 16 for the OBDD representing the conditions under which node C in Figure 15 has a rising transition at time 6, indicating that , we can compute the density in linear this event has probability 7/32.

Ordered Binary-Decision Diagrams

As this application shows, OBDD-based symbolic analysis can be applied to systems with complex parametric varialions. Although this requires simplifying




Figure 17. Explicit representation of nondeterministic finite-state machine. The size of the repre-scutation grows linearly with the number of states.

methods of probabilistic analysis (e.g., controllability/ observability measures (Brglez et al. 1984)) is that it accurately

considers the effects of correlations

among stochastic values.

variations, useful results can still be obtained. The key advantage this approach has over other simplified

the problem to consider only discrete

sequential-system optimization require a detailed characterization of a finite-state

verification, protocul validation, and

Many problems in

6. FINITE-STATE SYSTEM ANALYSIS

digital-system

construct an explicit representation of the

and cycle structure (Clarke et al. 1986)

system over a sequence of state transitions. Classic algorithms for this task state graph and then analyze its path These techniques become impractical, however, as the number of states grows Unfortunately, even relatively

ministic finite-state machine. The number of vari-ubles grows logarithmically with the number of Figure 18. Symbolic representation of nundeter-

More recently, researchers have developed "symbolic" state graph methods, in

small digital systems can have very large

large.

state spaces. For example, a single 32-bit

register can have over 4 × 10° states.

which the state transition structure is

represented as a Boolean function (Burch et al. 1990a; Coudert et al. 1990].2 This of the system states and input alphabet. relation given by a characteristic funccan cause a transition from state of to state n. As an example, Figure 18 illus-

involves first selecting binary encodings The next-state behavior is described as a tion $\delta(\vec{x}, \vec{o}, \vec{n})$ yielding 1 when input \vec{x}

18, this combination is treated as an code value [1, 1] can be treated as a "don't care" value for the arguments " and " in the function 8. In the OBDD of Figure encoding $\sigma(A) = \{0, 0\}, \sigma(B) = \{1, 0\}, \text{ and }$ $\sigma(C) = \{0, 1\}$. Observe that the unused alternate code for state C to simplify the OBDD representation.

representation does not improve on the For such a small automatun, the OBDD plex systems, on the other hand, the explicit representation. For more com-OBDD representation can be considerably smaller. Based on the upper bounds derived for bounded-width networks discussed in Section 1.4, McMillan (1992) nas characterized some conditions under

** Apparently, McMillan [1992] implamented the first symbolic model checker in 1987, but did not publish this work.

state graph illustrated in Figure 17. This example represents the three passible states using two binary values by the

trates an OBDD representation of the nondeterministic automaton having the

components. As the example of Figure 5 bidirectional links. McMillan (1992) has identified a variety of systems satisfying sition relation for a system grows only illustrated, this bound holds for ringconnected systems, as well, since a ring can be "flattened" into a linear chain of distributed cache in a shared-memory multiprocessor and a ring-based, dislinearly with the number of system components, whereas the number of states grows expanentially. In particular, this property holds when both (1) the system components are connected in a linear or tree-structure and 2) cach component maintains only a bounded amount of information about the state of the other these conditions, including a hierarchical which the OBDD representing the tributed, mutual-exclusion circuit.

expressed then by fixed-point equations over the transition function, and these methods, similar to those described to compute the transitive closure of a relation. For example, consider the task of determining the set of states reachable Define the relation S to indicate the conthere can be a transition from state of to state $ec{n}$. This relation has a characteristic equations can be solved using iterative from an initial state having binary codq by some sequence of transitions. ditions under which for some input \ddot{x} , erties of a finite-state system can be Given the OBDD representation, prop-

$$\chi_{\mathcal{S}}(\vec{o}, \vec{n}) = \exists \vec{x} \left[\delta(\vec{x}, \vec{o}, \vec{n}) \right].$$

Then set of states reachable from state $ec{q}$ has characteristic function:

$$\chi_R(\vec{s}) = \chi_{S^*}(\vec{q}, \vec{s}).$$

methods. A number of refinements have Burch et al. 1990a; Filkorn 1991] and to reduce the size of the intermediate OBDDs [Coudert et al 1990] Systems with over 1020 states have been analyzed by this method (Burch et al. 1990bl, far larger than could ever been proposed to speed convergence be analyzed using explicit state graph

states requires an exponentially sized OBDD (McMillan 1992). On the other hand, researchers have shown that a representation of the transition relation do not provide useful upper bounds on the results generated by symbolic state machine analysis. For example, we can teristic function of the set of reachable number of real-life systems can be analics that guarantee an efficient OBDD nection structure for which the characdevisc a system having a linear intercon-Unfortunately, the system characteris lyzed by these methods.

ter state. Such a system, having over 10300 states, exceeds the capacity of curanalysis is in verifying the correctness of to be verified, e.g., that the circuit is synchronous and deterministic and that example, we have verified pipelined data paths containing over 1000 bits of regis-One application of finite-state system a sequential digital circuit. For example, we can prove that a state machine derived from the system specification is equivalent to one derived from the circuit the specification requires analyzing only a bounded number of clock cycles (Bose and Fisher 1989; Beatty et al. 1991|. For even though it uses different state encodings. For this application, more specialized techniques have also been developed that exploit characteristics of the system rent symbolic state graph methods.

7. OTHER APPLICATION AREAS

Boolean algebras that are solved by a form of unification [Büttner and Simonis application domains. For example, the fixed-point techniques used in symbolicstate machine analysis can be used to solve a number of problems in mathematical logic and formal languages, as long as the domains are finite (Burch lems from many application areas can be formulated as a set of equations over Historically, OBDDs have been applied however, their use has spread into other Researchers have also shown that probmostly to tasks in digital-system design, verification, and testing. More recently, et al. 1990a; Enders et al.

Ordered Binary-Decision Diagrams

maintenance system based on OBDDs (Madre and Coudert 1991). They use an In the area of artificial intelligence, OBDD to represent the "database," i.c., the known relations among the elements. They have found that by encoding the make inferences more readily than with the traditional approach of simply maintaining an unorganized list of "known facts." For example, determining whether a new fact is consistent with or follows from the set of existing facts involves a researchers have developed a truth database in this form, the system can simple test for implication.

AREAS FOR IMPROVEMENT

Although a variety of problems have been required. Of course, most of the problems to be solved are NP-hard and in some cases even PSPACE-hard [Garey and any method with polynomial worst-case solved successfully using OBDD-based symbolic manipulation, there are many cases where improved methods are Johnson 1979]. Hence, it is unlikely that behavior can be found. At best, we can develop methods that yield acceptable performance for most tasks of interest.

properties.

One possibility is to improve on the digital systems containing multipliers and other functions involving a complex relation between the control and data representation itself. For working with signals, OBDDs quickly become impractically large. Several methods have been principles of OBDD-based symbolic manipulation, but with fewer restrictions proposed that follow the same general on the data structure. For example, Karplus [1989] has proposed a variant termed "If Then-Else DAGs," where the test condition for each vertex can be a more complex function than a simple variable test. Rescarchers at CMU have which the variable-ordering restriction of path from the root to a terminal vertex experimented with "Frce BDDs," in OBDDs is relaxed to the extent that the variables can appear in any order, but no can test a variable more than once (personal communication, K. S. Brace 1988).

method for testing equivalence (Blum and Chandra 1980). Recently, techniques based on this representation have been ing programs" in the theoretical community (Wegener 1988), have many of the desirable properties of OBDDs, including an efficient (although probabilistic) developed that maintain several of the desirable characteristics of OBDDs, including a canonical form and a polynomial-time APPLY operation [Gergov and Meinel 1992]. Other researchers have removed all restrictions with multiple tests of a single variable (Ashar et al. 1991; Burch 1991). In each graphs, known as "1-time branchon variable occurrence, allowing paths of these extensions, we see a trade-off between the compactness of the of constructing them or testing their representation and the difficulty

In many combinatorial optimization problems, symbolic methods using OBDDs have not performed as well as ing only une solution that satisfies some optimality criterion. Most approaches using OBDDs, on the other hand, derive more traditional methods. In these problems, we are typically intcrested in findall possible solutions and then select the best from among these. Unfortunately, many problems have too many solutions to encode symbolically. More traditional scarch methods such as branch-andbound techniques often prove more efficient and are able to solve larger problems. For example, our test generation program determines all possible tosts whereas more traditional methods stop their scarch as soon as a single test is found. One possibility would be to apply the idea of "lazy" or "delayed" evaluation (Abelson et al. 1985) to OBDD-based manipulation. That is, rather than for each fault (Cho and Bryant 1989). eagerly creating a full representation of ations, the program would attempt to construct only as much of the OBDDs as every function during a sequence of operis required to derive the final informagrams have some of this characteristic tion desired. Recent test generation proV

using a hybrid of combinatorial search and functional evaluation [Giraldi and Rushnell 1990].

9. SUMMARY

areas and formulate problems symbolically, they find they can exploit several key features of Boolean functions and As researchers explore new application

- finite domain in binary, operations over these domains can be represented by vectors of a By encoding the elements of Boolean functions.
- provides a unified framework for representing a number of different Symbolic Boolean manipulation mathematical systems.
- ing can be found such that the OBDD For many problems, a variable ordersizes remain reasonable.
- · The ability to quickly test equivalence satisfiability makes techniques such as iterative methods and sensitivity analysis feasible.
- The APPLY and RESTRICT operations provide a powerful basis for many more

ing areas will provide a fruitful arca of Discovering new application areas and improving the performance of symbolic methods (OBDD or otherwise) for existresearch for many years to come. complex operations.

REFERENCES

puter Programs. MIT Press, Cambridge, Mass., pp. 261-264. SUSSMAN, G. J., AND SUSSMAN,

ASHAR, P., URVAINA, S., AND CHIER, A. 1991.
Buolean satisfiability and equivalence checking
using general binary decision diagrams. In The
International Conference on Computer Perign Rs. S. B. 1978. Binary decision diagrums. IEEE Trans. Comput. C-27, 6 (Aug.), 509 516. (Cambridge, Mass., Oct.), IEFE, New York, pp.

1991. Formal hardware verification by symbolic trajectury evuluation. In Proceedings of the 28th ACM / IEEE Design Automation Conference (San Francisco, June). ACM, New York, pp. 397-402. BEATTY, D. L., BRYANT, R. E., AND SKIGER, C.-J. H.

259-264.

BRAN, C. 1. 1989. Ordered binary decision diagrams and circuit structure. In The International Conference on Computer Design (Combridge, Mass., Oct.). IEEE, New York, pp.

lence of free Boolean graphs can be decided probabilistically in polynomial time. Inf. Process. Lett. 10, 2 (Mar.), 80-82.
Bose, S., Ann Fistien, A. L. 1989. Verifying BIJUM, M. W., AND CHANDRA, A. K. 1980.

pipelined hardware using symbolic lugic simu-lation. In The International Conference on Computer Design (Boston, Oct.). IEEE, New York, pp. 217–221.

BRACE, K. S., BWYART, R. E., ANN RUINKU, R. L. 1990. Efficient implementation of a BDU package. In Proceedings of the 27th ACM / IEEE Design Automation Conference (Orlandu, June) ACM, New York, pp. 40-45.

BRAYTIN, R. K., HACHTEL, G. D., MIMULEN, C. T., AND SANCIOVARNI-VINCENTELLI, A. L. 1984. Logic Minimization Algorithms for VLSI Synthesis. Kluwar Academic Publishers, Boston.

BRULEZ, F., POWNALL, P., AND HUM, P. 1984. Applications of testability analysis: From ATPG to critical path tracing. In The International Test Conference (Philadelphia, Oct.). INEE, New York, pp. 705-712.

Brown, F. M. 1990. Boolean Reasoning. Kluwer Academic Publishers, Unaton.

implementations and gruph representations of Boolean functions with application to integer multiplication. IEEE Trans. Comput. 40, 2 (Feb.), 205-213. BRYANT, R. E. 1991. On the complexity of VLSI

Graph-based algorithms for manipulation. IEEE Trans. Boulean function manipulation. I Comput. C-35, 6 (Aug.), 677-691. BRVANT, R. E. 1986.

BURCH, J. R. 1991. Using BDDs to verify multi-pliers. In Proceedings of the 28th ACM / IEEE Design Automation Conference (San Francisco, June). ACM, New York, pp. 408-412.

RUNCH, J. R. CLARKE, E. M., AND MCMILLAN, K. 1990a. Symbolic model checking: 10⁷⁰ states and beyond, In The 5th Annual IERE Sympoaium on Logic in Computer Science (Philadelphia, June). IEEE, New York, pp. 428-439.

ification using symbolic model theking. In Proceedings of the 27th ACM / IEEE Design Automotion (Inference (Orlundo, June). ACM, New York, pp. 46-51. Винен, J. R., CLARKE, E. M., DILL, D. L., AND MCMILLAN, K. 1990b. Sequential circuit ver-

BUTTNER, W., AND SIMONIS, H. 1987. Embedding Boolean expressions into logic programming. J. Symb. Comput. 4, 2 (Oct.), 191-205.

to unified methodology of combinational switching circuits (EEE Trans. Comput. C-26. 8 (Aug.), 745-756. CERNY, E., AND MAKIN, M. A. 1977. An approach

Ordered Binary-Decision Diagrams

generation for sequential MOS circuits by symbolic fault simulation. In Proceedings of the 26th ACM / IEEE Design Automation Confer-AND BHYANT, R. E. 1989. Test pattern ence Ilas Vegus, Juna). ACM, New York, pp. 418-423.

CLANKE, E. M., EMERSON, E. A., AND SISTIA, A. P. 1986. Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans. Program. Lang. 8, 2 (Apr.), 244-263.

Verifying temporal properties of sequential machines without huilding their state distrants. In Computer-Aided Verification 30 (Ruigers, N.J., June), E. M. Clarke and R. P. Kurshan, Eds., American Mathematical Society, Providence, RI, pp. 75-84. COUNTRY, O., MADRE, J.-C., AND BERTHET, C. 1990.

Probabilistic CTSS: Analysis of timing error probability in asyndhronous logic circuits. In Proceedings of the 28th AM/ IEEE Design Automatinn Conference (Sun P. Tencisco, June) ACM, New York, pp. 660-655.

ENDERS, R., FLEGRAN, T., AND TAUINER, D. 1991.
Generating HDDs for symbolic model checking
in CCS. In CAY'91, Third International Conference in Computer Aided Verification (Authors,
Penmark, Jul.), K. G. Larsen and A. Skou,
Eds., Springer-Verlag, pp. 203-213.

cation of synchranous circuits. In Conquier Hardware Description Languages and their Applications (Marseilles, Apr.). Proceedings of FIPP WG 11st. Tenth International Symposium Amsterdam, North-Holland, D. Burrione and H. Waxman, Eds., pp. 229–239. FILKORN, T. 1991. A method for symbolic verifi-

FURTUME, S., HOPCKOFT, J., AND SCHMINF, E. M. 1978. The complexity of equivalence and containment for free single variable program schemes. In Automata, Languages and Programming. Lecture Notes in Computer Science, vol. 62. G. Goos, J. Hartmanis, Ausielle, and Bochm, Eds. Springer-Verlag, Berlin, pp. 227-240.

FUJITA, M., FUJISAWA, H., AND KAWATD, N. 1988. Evaluations and improvements of a Buolean comparison program hased on binary decision disprams. In The International Conference un Computer-Aided Design (Santa Clura, Calif., Nov.). IEEE, New York, pp. 2-6.

Redusign and nutomatic error correction of WGIGS Workshop on Latic and Architecture Synthesis (Paris, May 1990), P. Nichel and G. Saucier, Eds. Elsevier, Amelordum, pp. combinational circuits. In Logic and Architec-FILITA, M., KAKUBA, T., AND MATSHARGA, Y. 1991 ture Synthesis: Princedings of the IFIP TC10,

GAREY, M. R., AND JOHNSON, D. S. 1979. Computers and Intractability. W. H. Freeman und Company, New York,

ysis and manipulation of OBDDs can be extended to rend-once-only branching prygrams. Tech. Rep. 92-10. Universität Trier Fachbereich IV—Mathematik/ Informatik Efficient anal 1992 GERGIN, J., ANII MEINEL, C. Trier, Germany.

Ginalm, J., and Businkill, M. L. 1990. EST: The new frontier in automatic test-pattern genera-tion. In Proceedings of the 27th ACM / IEEE Design Automation Uniference (Orlando, June). ACM, New York, pp. 667-672.

Jenne, S.-W., Plessien, B., Hachtta, G. D. and Sonerti, F. 1991. Variable ordering and Solection for FSM traversal. In *The Interna-*tional Conference on Computer Aided Design (Santa Clara, Culif., Nov.). IEEE, New York. pp. 476-479.

KARPILUS, K. 1989. Using if then-else DAGs for multi-level logic minimization. In Advance Research in VISI, C. Seitz, Ed. MIT Press, Camhridge, Mass., pp. 101-118

KIMURA, S., ANI) CLARK, E. M. 1990. A parallel algorithm for constructing binary decision discrements of grams. In 17th International Conference on Composer Design (Baston, Oct.). IEEE, New York, pp. 220-223.

Left, C. Y. 1959. Representation of switching circuits hy binury-decinion progrums. Bell System Tech. J. 38, 4(July), 986-999.

LIN, B., THIATI, H. J., ANII NEWTON, A. R. 1930. Bun't care minimization of multi-layel sequen-tial logic networks. In The International Conference on Computer Aided Design (Santa Clara, Calif., Nov.). IEEE, New York, pp. 414 417.

MADRE, J. C., AND BILLON, J. P. 1988. Proving circuit correctness using formal cumparison between expected and extracted behaviour. In Proceedings of the 25th ACM / IEEE Design Automation Conference (Anaheim, June). ACM, New York, pp. 205-210.

MANRE, J.-C., AND COUDERT, O. 1991. A Ingically International Joint Conference on Arificial Intelligence (Sydney, Aug.), Morgan Knufman, complete ressoning maintenance system based on a Ingical constraint sulver. In The 12th San Mateu, CA, pp. 294 299.

Automating the dingnosis and rectification of design errors with PRIAM. In The International Conference on Computer-Aided Design (Sunta Clara, Calif., Nov.). IEEE, Now York, MADRIE, J.-C, CHUDERT, O., AND HISTOR, J. P. 1989.

verification using hinnry decision diagrams in tional Conference on Computer-Aided Design (Sunta Clara, Calif., Nov.). IEEE, Now York, MALIK, S., WANIS, A., BRAYTUN, H. K., SANCHUVANNI-VINCENTELLL, A. 1988. a logic synthesis environment, In The

MEAN. C. A., AND CONWAY, L. 1980. Introduction to VLS! Systems. Addison-Wesley, Reading.

MEINEL, C. 1990. Modified Branching Programs and their Computational Piner. Lecture Notes in Computer Science, vol 370, G. Goos and J. Hartmania, Eds. Springer-Verlag, Berlin.

Shared hinary decision diagram with attributed edges for efficient Boolean function manipulation. In Proveedings of the 27th ACM / IEEE Design Automation Conference (Orlando, June). ACM, New York, pp. 52–57. MINATO, S., ISHIURA, N., ANU YAJIMA, S. 1990.

Breadth-first manipulation of SBDD of function for vector processing. In Proceedings of the 28th ACM / IEEE Design Automation Conference (San Francisco, June). ACM, New York, OCHI, H., ISHIUKA, N., AND YAJIMA, S. 1991.

Received May 1991; final revision accepted June 1992

ods for switch-level verification of MOS circuits. IEEE Trans. CAD / IC CAD-6, 5 (Sept.), REEVES, D. S., AND IRWIN, M. J. 1987. 766-779.

ble functions and hinary decision diagrams. In Proceedings of the 27th ACM / IEEE Design Automation Conference (Orlando, June). ACM, New York, pp. 284-289. SATI, H., YASUK, Y., MATSHARIA, Y., AND FUJITA, M. 1990. Boolean resubstitution with porminsi-

SELLERS, F. F., HSIAO, M. V., AND BEARNSHIN, C. L., 1986. Analyzing errors with the Buolean difference. IEEE Trans. Comput. C-17, 7(July), 676-683.

R.K. 1990. Algurithms for discrete function munipulation. In The International Conference on Computer-Aided Design (Santa Clara, Calif., Nav.). IEEE, New York, pp. 92–95. SRINIVASAN, A., KAN, T., MALIK, S., AND BRAYTON, R.K. 1990. Algurithms for discrete function

ing programs and decision trees for clique functions. J. ACM 35, 2 (Apr.), 461-471, WEGENER, I. 1988. On the complexity of branch-

SURVEYORS' FORUM

David Goldberg is to be congratulated on his excellent survey, "What Every Computer Scientist Should Know About Floating Point Arithmetic" in COMPUTING SURVEYS 23, 1 (March 1991). I would like to point out additional related work in the area.

The Language Compatible Arithmetic way hetween highly specific standards such as IEEE 754 and 854 (addressed by currently under development, fits mid-Goldberg) and programming languages (which rarely address such issues at all). Standard (LCAS) [Payne et al. 1990]

quirements of programming languages and requires that a system produce nu-LCAS addresses the arithmetic remerically sound results or inform the user that this is not possible. Since LCAS is mentation, perhaps it could provide an simpler than a complete IEEE implealternative platform for describing floating point (as well as integer) arithmetic.

on hardware conforming to the IEEE standard can vary significantly. I helieve the languages themselves should produce IEEE bindings rather than relying on bindings are being produced for ADA and Furthermore, language systems built the hardware implementation.

REFERENCES

PAYNE M., SCIAFFERT, C., ANI) WICHMANN, B. A. 1990. The language compatible arithmetic standard, ACM SIGPLAN Notices 27 (Jan.), 59-86, and ACM SIGNUM Newsletter 25, 1 (Jan.), pp. 2-43.

Teddington, Middleser TW 11 OLW National Physical Laboratory B. A. WICHMANN United Kingdom

A paper by David Goldberg, "W Computer Scientist Should Kn System/360 (page 16). This mout that the reasons for the ch 1, March 1991), speculates on 1 Floating-Point Arithmetic" (Vo of Roating-point arithmetic on any other computer system kno already documented at the tim author). The size of fields was 1965], as speculated by Goldbe. recognized that this did not le monitoring by unnormalized a by Amdahl [1964] on pages 157 optimal tradeoff between numl and worst-case accuracy (Amd 1964, page 91]. In the same pl cost of shifts led to base 16 later additions, influenced by K: was rejected. Padegs [1968] acknowledged by Padega).

REFERENCES

AMDAILL, G. M., HLANIW, G. A., AND BY 1964. Architecture of the IBM S part III—Processing unit design tions. IBM Syst. J. 3, 2, 144-164. AMDAIII., G. M. 1964. The structure of s 18M Syst. J. 8 (Apr.), 87-101.

PAINEGS, A. 1968. Structural napocta tem/:160 model 85, part III - Ex Roating-point architecture. IBM S. 22 29

SWEENEY, D. W. 1965. An anulysis point addition. IBM Syxt. J. 4, 1, 3

The University of Western Department of Computer London, Ontario N6A 51 CHARLES B. DUNHAM Canada Permission to copy without fee all or part of this material is granted provided that the copies a or distributed for direct commercial advantage, the ACM copyright notice and the title of the and its dake appear, and notice is given that copying is by permission of the Annualition for Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.